Demo chip for embedded ReRam (NVM)

Application

Non-Volatile Memories (NVM), embedded or not, enable to store data even after the device has been turned-off, allowing the storage and availability of data. Different technologies are available for realizing NVM focusing on density, leakage optimization, read spead…

A demo chip is, not surprisingly, designed to demonstrate the capabilities of thoses new technologies. It is a crucial step for any innovation as it allows customers to get a handle on the new technology in their own environment in order to assess the performances at the circuit level and in their application environment.

Customer main requirements

  • Physical implementation of demo chip embedded ReRAM module with RISC-V microcontroller (MCU)
  • Use SkyWater 130nm CMOS process (S130) and make the digital flow work with

ASIC features

  • SkyWater 130 nm CMOS
  • RISC-V + peripherals + memories + embedded ReRAM module
  • Powercut cell design

Design flow

  • Project environment set up (IP check, Design Kit installation, RTL acceptance)
  • Adaptation of SkyWater S130 analog design kit for digital flow : design of .lib and .lef views for IOs, design/characterization of a power cut cell
  • Physical implementation : RTL to GDSII
  • Common work with Weebit and SkyWater to enhance process design kit
Layout Demo chip for embedded NVM
IC'Alps and Weebit Nano
"We were extremely pleased with IC’Alps’ work on our demo chip for SkyWater’s 130nm process. The IC’Alps team is highly skilled with all aspects of physical implementation, from RTL-to-GDS implementation to tape-out. They met schedule and quality targets, and the chip is fully functional."
Ilan Sever
Vice-President of R&D – Weebit Nano

Want to design your own ASIC ?

Let's get in touch with our Business Managers for an initial discussion or to request an ASIC Design Consultation